




Schematic design notice of "10_BB_POWER_PDN" page.


Note 10-1: Differential pair of DVDD_GPU remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Note 10-2: Differential pair of DVDD_PROC remote sense must be close to BB's ball
Remote sense trace with GND shielding to PMIC (Differential)

Note 10-3: Differential pair of DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Note 10-4: Differential pair of DVDD_CORE remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Title	01_BB_POWER_PDN	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Saturday, June 15, 2019	Sheet 3 of 65



Schematic design notice of "11_BB_POWER_IO" page.


Note 11-1: C216 closed DVDD18_MSDC0 150mil
C217 closed DVDD18_MSDC1 150mil

Note 11-2: C218 closed DVDD28_MSDC1 150mil

Note 11-3: Connects "AVDD09_SSUSB" to GND
when USB3.0 is not used.

Note 11-4: Connects "AVDD09_UFS" to GND when UFS is not used.

Title	02_BB_POWER_IO	REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUJFENGLEI
Date:	Saturday, June 15, 2019	Sheet 4 of 65



Schematic design notice of "12_BB_1" page.

Note 12-1: "PWRAP_SPI0_CSN" and "AUD_DAT_MOSI0" are bootstrap pins to select which interface will be the JTAG pin out.


PWRAP_SPI0_CSN	AUD_DAT_MOSI0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPI_11/DPI_HSYNC/DPI_VSYNC/DPI_DE/ DPI_CK/DPI_D8/DPI_D9
LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not. When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.

AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS


File	03_BB_1_RF&SIM_IF	REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUIFENGLEI
Date:	Saturday, June 15, 2019	Sheet 5 of 65



Schematic design notice of "13_BB_2" page.

Note 13-1: CSI ports which are no use could be connected to GND or set in NC.
For detail information, please refer to MT6771 Design Notice


File	04_BB_2_MIP&GPIO	REV: V10
DOCUMENT NO.	Design Name	Rev: D
DEPARTMENT	WINGTECH-SH	DESIGNER: LUYINGLEI
Date:	Saturday, June 15, 2019	Sheet: 6 of 65




Schematic design notice of "14_BB_3" page.

Note 14-1: The resistor of EMI_EXTR for DRAM has to be placed near to BB as close as possible
R501, please select 60.4 ohm 1% resistor

[4,5,6,10,12,15,17,19,21,23,25,26,28,29,30,31,33,34,37,40,41,46,49,63]



Title		06_BB_AUXADC_Thermal	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date: Saturday, June 15, 2019		Sheet	8 of 65



Schematic design notice of "22_POWER_MT6358-General"

Note 22-1: EXT_PMIC_EN1 : For UFS_1V8, and keep floating if it is not used
EXT_PMIC_EN2 : For VA09 of SSUSB/UFS, and keep floating if it is not used

File	09_POWER_MT6358-General	REV: V10
DOCUMENT NO.	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:	Saturday, June 15, 2019	Sheet 11 of 65

Route AVDD18_AUXADC/AUXADC_VIN with 3mil trace width and with well GND shielding.
AVDD18_AUXADC/AUXADC_VIN need to be shielded with GND or AVSS18_AUXADC.


Please connect DCXO GND to main GND by independent L1-2 GND via.
DON'T connect it through L1 GND

Title	11_POWER_MT6358_Clock	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Saturday, June 15, 2019	Sheet 13 of 65

iREPAIR



Title		12_POWER_MT6370-General	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Saturday, June 15, 2019	Sheet 14 of 65



Title	13_POWER_MT6370-Charger + PP	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Saturday, June 15, 2019	Sheet 15 of 65

iREPAIR




Schematic design notice of "27_POWER_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

Title 14_POWER_MT6370-HV powers		REV: V10
DOCUMENT NO.: Design Name		Size C
DEPARTMENT: WINGTECH-SH		DESIGNER: LIUFENGLEI
		
Date: Saturday, June 15, 2019	Sheet	16 of 65

LDO for EMI_VDD1 of LPDDR4 VDD1




Title		15_POWER_ThirdParty_Powers	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Saturday, June 15, 2019	Sheet 17 of 65

iREPAIR



File		16_BB_POWER_PDN	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Saturday, June 15, 2019	Sheet 18 of 65



Schematic design notice of "44_Memory_eMMC_LPDDR4X"


Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC [≥10uF, at PMIC page]:
please also refer to MMD and layout guide for placement.

File	17_Memory_LPDDR4_POWER	REV: V10
DOCUMENT NO.	Design Name	Size: D
DEPARTMENT	WINGTECH-SH	DESIGNER: LUFEIENGLER
Rev:	Security: June 10, 2019	Sheet: 10 of 10



Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/CCQ/VDDI power domains of eMMC.


Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page):
please also refer to MMD and layout guide for placement.

File:	18_Memory_eMMC_LPDDR4	REV:	V10
DOCUMENT NO.:	Design Name	Rev:	D
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LEIFENGLEI
DATE:	Saturday, June 15, 2019	Sheet	20 of 45


Receiver



HAPTIC DRIVER




HAC




AUDIO PA

SMART PA/CIRRUSSLOGIC/CS35L41/I2C Address Write 0x80 Read 0x81 AD1=0 AD0=0




SPK/Receiver/Vibrator





FILE:	37_SPKReceiverVibrator	REV:	V00
DOCUMENT NO.:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH SH	DESIGNER:	LAMPUNGLES
DATE:	Saturday, June 15, 2019	Sheet:	23 of 60

MAIN MIC






TOP MIC





FILE:	30_MIC	REV:	V00
DOCUMENT NO.:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH SH	DESIGNER:	LAFENGLES
DATE:	Saturday, June 15, 2019	Sheet:	24 of 60




LCD Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D)

[illegible]


Main Camera 13M





Depth Camera 2M




Wide Camera 8M





Front Camera 8M




Rear CAM and other Camera AVDD 2P8




5M 8M CAM DVDD



Projeto	41.Camera IF	Rev:	V00
DOCUMENT NO.:	8878_11_201906041113	Rev:	D
DEPARTAMENTO:	DEPARTAMENTO	DESIGNER:	DESIGNER
Elaborado:	Salvador, June 18, 2019	Imprimido:	37 de 48




LED






TOF

File:	42_Flash/RGB	REV:	V10
DOCUMENT NO:	Design Name	Rev:	0
DEPARTMENT:	WINGTECH-01	DESIGNER:	LUPENGLI
Date:	Saturday, June 16, 2018	Sheet	28 of 65

Fingerprint




Fingerprint




FILE:	43.Fingerprint	REV: V00
DOCUMENT NO.:	8876_v1_201906140113	Rev: 0
DEPARTMENT:	Wingtech-S2	DESIGNER: DESIGNER
DATE:	Saturday, June 15, 2019	Sheet 28 of 60

Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY




Note 75-1: DO NOT put pull-up resistor on PWRKEY
 Note 75-2: Volume Up: KPCOL0+GND
 Volume Down: KPCOL2+GND




Title		46_Sidekey	REV: V10
DOCUMENT NO.		Design Name	Rev ID
SUBMITTER:		YINGTECH SH	DESIGNER: LEPENGLER
Date:		Submittal: June 15, 2013	Sheet 32 of 85


SUB CONN.




OVP



CC LOGIC



GPIO Interface



MIPI Interface



POWER Interface



I2C Interface



iREPAIR



5

4

3

2

1

D

C

B

A

5

4

3

2

1

iREPAIR



Title	
Author	
Editor	
Reviewer	
Approved	
Version	1.0



5

4

3

2

1

D

C

B

A

iREPAIR



5

4

3

2

1

Title		Reserved	REV: V01
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH-01	DESIGNED: (UNFILLED)
DATE:		Saturday, June 15, 2019	Sheet 38 of 45

5

4

3

2

1

D

C

B

A

iREPAIR



5

4

3

2

1

Title		REV: V01
Reserved		
DOCUMENT NO:	Design Name	Rev: A1
DESIGNED BY:	WINGTECH S.A.	DESIGNED BY: (UNFIELD)
WINGTECH		
Date: Saturday, June 15, 2019		Sheet 38 of 45

[illegible]






MXD8621C

V1 Operating mode
L RF1 TO ANT
H RF2 TO ANT

Title Page Name = 62_Primary_ASM		REV: V10
DOCUMENT NO.: Design Name = 00870_U_11_20100614111	Size D	
DEPARTMENT: DEPARTMENT = WINGTECH	DESIGNER: DESIGNER = LUFENGJIE	
WINGTECH		
Date: Page Modify Date = Saturday, June 15, 2015	Sheet 41	of 85

A

Title <Title>		
Case Alt	Document Number <Doc>	Rev 1



Band Note:

	FL4704	FL4701	FL4707	FL4701	FL4702	FL4703	FL4702	FL4601	FL4602	FL4604	FL4603	U4802	U4805
China	B1	↗	B3	↗	G1900	↗	B34/39	B5	B8	↗	↗	B40	B38/B41
CMCC	B1	B2	B3	↗	G1900	B7	B34/39	B5	B8	↗	↗	B40	B38/B41
Asia Pacific Simple	B1	↗	B3	↗	G1900	↗	↗	B5	B8	↗	↗	B40	B38/B41
Asia Pacific	B1	↗	B3	↗	G1900	B7	↗	B5	B8	↗	↗	B40	B38/B41
Overseas Full Band	B1	↗	B3	B20	G1900	B7	↗	B5	B8	B28A	B28B	B40	B38/B41

Note: COMPATIBLE DESIGN FOR B4 PRX SAW AND DUPLEXER AND STABLE PAD IN PCB

5

4

3

2

1

D

C

B

A

5

4

3




2

1

iREPAIR



Title	
Author	
Editor	
Reviewer	
Approved	
Version	1.0



Power Net Connection

V28 to FEM

VBAT to TXM



File	Page Name = 67_RF_MMPA	REV	V08
DOCUMENT NO.	Design Name = REFPA_1_1_2018061411	Rev	0
DEPARTMENT	DEPARTMENT = WINGTECH	DESIGNER	DESIGNER = LAFRANCO
Print: Page Modify Date = Saturday, June 15, 2019 10:48:40 AM 48 of 60			

5

4

3

2

1

D

C

B

A

5

4

3

2


1

iREPAIR




Escala	
Al	1:1
Al	2:1
Al	3:1
Al	4:1
Al	5:1
Al	6:1
Al	7:1
Al	8:1
Al	9:1
Al	10:1
Al	11:1
Al	12:1
Al	13:1
Al	14:1
Al	15:1
Al	16:1
Al	17:1
Al	18:1
Al	19:1
Al	20:1
Al	21:1
Al	22:1
Al	23:1
Al	24:1
Al	25:1
Al	26:1
Al	27:1
Al	28:1
Al	29:1
Al	30:1
Al	31:1
Al	32:1
Al	33:1
Al	34:1
Al	35:1
Al	36:1
Al	37:1
Al	38:1
Al	39:1
Al	40:1
Al	41:1
Al	42:1
Al	43:1
Al	44:1
Al	45:1
Al	46:1
Al	47:1
Al	48:1
Al	49:1
Al	50:1
Al	51:1
Al	52:1
Al	53:1
Al	54:1
Al	55:1
Al	56:1
Al	57:1
Al	58:1
Al	59:1
Al	60:1
Al	61:1
Al	62:1
Al	63:1
Al	64:1
Al	65:1
Al	66:1
Al	67:1
Al	68:1
Al	69:1
Al	70:1
Al	71:1
Al	72:1
Al	73:1
Al	74:1
Al	75:1
Al	76:1
Al	77:1
Al	78:1
Al	79:1
Al	80:1
Al	81:1
Al	82:1
Al	83:1
Al	84:1
Al	85:1
Al	86:1
Al	87:1
Al	88:1
Al	89:1
Al	90:1
Al	91:1
Al	92:1
Al	93:1
Al	94:1
Al	95:1
Al	96:1
Al	97:1
Al	98:1
Al	99:1
Al	100:1

ANT_DIV_FEED



ANT_DIV_TUNER



BGSA14GN10

CTRL1	CTRL2	Operating mode
L	L	RF1 TO RFC
L	H	RF2 TO RFC
H	L	RF3 TO RFC
H	H	RF4 TO RFC

Note1: MUST BE CAP FOR SAR DETECT DESIGN

Note2: MUST BE IND FOR SAR DETECT DESIGN

Note3: OR RES IS RESERVED FOR SAR SENSOR DESENSE, PLACE CLOSE TO ANTENNA

Note4: share pad to PCB

5

4

3

2

1

D

C

B

A

iREPAIR



5

4


3

2

1


Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH 04	DESIGNED: (LEFT FIELD)
DATE:		Saturday, June 16, 2018	Sheet 00 of 05

B1/4/66 DRX




B3 DRX


B2 DRX




B8 DRX




B5 DRX




B20 DRX




B28 DRX




Note: COMPATIBLE DESIGN AND SHARE PAD IN PCB



B7 DRX



B38/41 DRX



B40 DRX

Note: COMPATIBLE DESIGN, AND SHARE PAD IN PCB

Title	Page Name = 73_DRX_HB	REV: V10
DOCUMENT NO.	Design Name = 98076_1_11_20190804010	Rev: D
DESIGNER	DESIGNER	DESIGNER
DATE	Page Modify Date = Saturday, June 15, 2019	52 of 85

5

4

3

2

1

D

C

B

A

5

4

3

2

1

iREPAIR



Escala	
1:1	1:1
2:1	2:1
3:1	3:1
4:1	4:1
5:1	5:1
6:1	6:1
7:1	7:1
8:1	8:1
9:1	9:1
10:1	10:1
11:1	11:1
12:1	12:1
13:1	13:1
14:1	14:1
15:1	15:1
16:1	16:1
17:1	17:1
18:1	18:1
19:1	19:1
20:1	20:1
21:1	21:1
22:1	22:1
23:1	23:1
24:1	24:1
25:1	25:1
26:1	26:1
27:1	27:1
28:1	28:1
29:1	29:1
30:1	30:1
31:1	31:1
32:1	32:1
33:1	33:1
34:1	34:1
35:1	35:1
36:1	36:1
37:1	37:1
38:1	38:1
39:1	39:1
40:1	40:1
41:1	41:1
42:1	42:1
43:1	43:1
44:1	44:1
45:1	45:1
46:1	46:1
47:1	47:1
48:1	48:1
49:1	49:1
50:1	50:1
51:1	51:1
52:1	52:1
53:1	53:1
54:1	54:1
55:1	55:1
56:1	56:1
57:1	57:1
58:1	58:1
59:1	59:1
60:1	60:1
61:1	61:1
62:1	62:1
63:1	63:1
64:1	64:1
65:1	65:1
66:1	66:1
67:1	67:1
68:1	68:1
69:1	69:1
70:1	70:1
71:1	71:1
72:1	72:1
73:1	73:1
74:1	74:1
75:1	75:1
76:1	76:1
77:1	77:1
78:1	78:1
79:1	79:1
80:1	80:1
81:1	81:1
82:1	82:1
83:1	83:1
84:1	84:1
85:1	85:1
86:1	86:1
87:1	87:1
88:1	88:1
89:1	89:1
90:1	90:1
91:1	91:1
92:1	92:1
93:1	93:1
94:1	94:1
95:1	95:1
96:1	96:1
97:1	97:1
98:1	98:1
99:1	99:1
100:1	100:1

D

C

B

A

iREPAIR



Title: Reserved		REV: V00
DOCUMENT NO.: Design Name		Rev: A1
DESIGNED BY: WINGTECH SA	DESIGNED: (UNFILED)	
WINGTECH		
Date: Saturday, June 16, 2018		Sheet 04 of 05

D

C



B


A

iREPAIR



Title	Reserved	REV:	V01
DOCUMENT NO:	Design Name	Rev:	A1
DESIGNED BY:	WINGTECH S.A.	DESIGNED BY:	WINGTECH S.A.
Date:	Saturday, June 15, 2019	Sheet	01 of 01






iREPAIR



Note: COMPATIBLE DESIGN FOR WIFI RF SWITCH USE OR AFTER MP

Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Size: D
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEI
WINGTECH		
Date: Saturday, June 15, 2019		Sheet 57 of 65



iREPAIR



Nota: COMPATIBLE DESIGN FOR GPS POST SAW SHARE PAD IN PCB

Title		Reserved	REV: V00
DOCUMENT NO.:		Design Name	Rev: D
DEPARTMENT:		WINGTECH-SH	DESIGNER: LUPENGLEI
WINGTECH			
Date:		Saturday, June 15, 2019	Sheet 58 of 65

5

4

3

2

1

D

C

B

A

iREPAIR



5

4

3

2

1

Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH/MS	DESIGNED: (LEFT EMPTY)
DATE:		Saturday, June 16, 2018	Sheet 00 of 05

WROTECH

iREPAIR



Title		Reserved	REV:	V01
DOCUMENT NO:		Design Name	Rev:	A1
DRAWN BY:		WINGTECH S.A.	DESIGNED:	WINGTECH S.A.
Date:		Saturday, June 15, 2019	Sheet	01 of 01

iREPAIR



Title		10_BB_POWER_PDN	REV: V10
DOCUMENT NO.:		Design Name	Rev ID
DEPARTMENT:		WINGTECH-62	DESIGNER: LUPENG-63
Date:		Saturday, June 16, 2018	Sheet 01 of 05



If SYS CLK is used, the SYS_CLK_REF signal needs to be connected to the host GPIO pin that configures as SRCLKENAI mode and this pin must be default low

NOTE6: CK218/CK219 place close to XIN/XOUT Balls (less than 5mm)

iREPAIR



Title		Reserved	REV:	V01
DOCUMENT NO:		Design Name	Rev:	A1
DRAWN BY:		WROTECH/DA	CHECKED:	DA/TECH/DA
DATE:		Saturday, June 15, 2019	Sheet	02 of 05



TITLE: Reserved		REV: V10
DOCUMENT NO: Design Name		Size A1
DEPARTMENT: WINGTECH-SH	DESIGNER: LUFENGLEI	
WINGTECH		

5

4

3

2

1

D

C

B

A

iREPAIR



Title		Reserved	REV: V10
DOCUMENT NO.:		Design Name	Size A1
DEPARTMENT:		WINGTECH SH	DESIGNER: LIEFENGLEI
			
Date:		Saturday, June 15, 2019	Sheet 04 of 05

5

4

3

2

1

iREPAIR



Title		Reserved	REV: V00
DOCUMENT NO:		Design Name	Rev: A1
DRAWN BY:		WROTECH/MS	DESIGNED: (LEFT EMPTY)
Date:		Saturday, June 16, 2018	Sheet 05 of 05